Accelerated life testing effects on CMOS microcircuit characteristics by unknown
General Disclaimer 
One or more of the Following Statements may affect this Document 
 
 This document has been reproduced from the best copy furnished by the 
organizational source. It is being released in the interest of making available as 
much information as possible. 
 
 This document may contain data, which exceeds the sheet parameters. It was 
furnished in this condition by the organizational source and is the best copy 
available. 
 
 This document may contain tone-on-tone or color graphs, charts and/or pictures, 
which have been reproduced in black and white. 
 
 This document is paginated as submitted by the original source. 
 
 Portions of this document are not fully legible due to the historical nature of some 
of the material. However, it is the best reproduction available from the original 
submission. 
 
 
 
 
 
 
 
Produced by the NASA Center for Aerospace Information (CASI) 
https://ntrs.nasa.gov/search.jsp?R=19790021262 2020-03-11T19:15:12+00:00Z
I 1
^r
i
r
t
w
t
I
,4 . CELERATED LIFE TESTING EFFECTSS ON
CMOS MICROCIRCUIT CHARACTERISTICS
Phase IV Report
Novemhrr 1977 to April 1979
JUNE 1979
(NA SA-CR-161282)
	 ACCF.I.FRATFD LIFF TASTING
	 N79-29433
FFFECT S ON CMO i MICPOCIRCII TT CNAPACTrgISTTCS
Tf^chn i ca l Report, Nov. 1977 - Apr. 1979 (RCA
Solid Sta t o niv., Somorville, N..1.)
	
16 p	 Unclas
NC A02/MF A01	 CSCL 09C 63/33 31738
1
1
1
e
Prepared By
RCA, SOLID STATE DIVISION
Somerville, New Jersey
Prepared for
GEORGE C. MARSHALL SPACE FLIGHT CENTER
MARSHALL SPACE FLIGHT CENTER
ALABAMA 35812
ACCESS FAC11 jP1 r,
'a
DEPT
i
t` TABLE OF CONTENTS
Section Page
I INTRODUCTION 	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 1
II OBJECTIVES	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 1
III THE PROCESS 2
IV DEVICE	 SELECTION	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 2
V DEVICE	 FABRICATION
	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 5
VI TEST AND	 EVALUATION	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 5
VII TEST	 RESULTS	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 10
VIII CONCLUSION	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 13
LIST OF ILLUSTRATIONS
Figure 1'_e
i	 1 Deposition of layers on p-channel transistor. 	 .	 .	 .	 . .	 .	 3
l	 2 CMOS dual complementary pair plus; inverter, CD400 A .	 . .	 .	 4
3 Experimental	 cell	 matrix.	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 6I	
4 Burn-in pin connections. 8
5 Testing and evaluation of each 	 cell.	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 9
LIST OF TABLES
Table
I	 'Pest Results of Cells No. 1 Through 8, Number of
Out-of-Specification Devices
l^	 II	 Test Results of Cells No. 10 and 11	 . . . . .
t.l
^t
r
r	
i
t_^
A^	 EMOMW 3
i
e
ACCELERATED LIFE TESTING EFFECTS ON
010S MICROCIRCUIT CI{ARACTERISTICS
	
^j	
PHASE IV REPORT
^.1
CONTRACT NAS8-31905
CI
I. INTRODUCTION
i The results of Phase I anal Phase II of this contract (250°C and 200%
accelerated tests) as well as work done by RCA's various activities in the
field of reliability improvement suggest that reduced longevity of the CMOS
microcircuits under high-temperature accelerated testing is primarily due to
	
1	 contaminants external to the chip. The presence of small amounts of moisture
enhances the mobility of the contai,,._nant ions, therehy contributing; to
S
increased leakage currents and changes in other device characteristics, such
	
L . J	 as threshold and output voltage, under the high-temperature accelerated
testing. Phase IV introduces modifications and additions to the present
r:
	
l l	 process of making CMOS microcircuits which are designed to provide protective
ayers on the chip to guard against moisture and contaminants.
II. OBJE.CTIVF.S
Phase IV of this contract has the following; objectives:
1. The improvement of the Class A CMOS microcircuit high-temperature
accelerated-test characteristics through deposition of sillcoul
nitride protect layers.
2. The selection of the optimum process for further evaluation under
high-temperature accelerated-test conditions.
i
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III. TUF PROCESS	 D
The standard wafer-manufacturing process was modified by the introduction
of two distinctly different silicon nitride (Si 3N 4 ) protect layers. These
two kinds of Si 3N 4 layers are distinguished by the method of deposition :uul,
therefore, resultant characteristics.
4
The high-temperature Si 3N 4 layer is deposited in a furnace at 800*C.
This method of deposition results in a dense laver which Is impervious to
	 ^I
contaminants, has a slow etch rate, and which provides a good barrier to
sodium. The deposition of the laver over the field oxide presents few
	
A
problems. When the laver is deposited over the channel oxide, its thickness
0
must be minimized (175 - 20OA) to prevent the formation of it metal-to-channel
	
4
oxide interface and the possibility of accumulation of undesirable charges. 	 1
Fig. 1(c) shows the location of this laver.
The low temperature Si 3N4
 layer is plasma deposited after the metal-
lization, at 310°C, a temperature lcna enough to prevent alloying of aluminum
metal into the silicon. 'Phis type of deposition results in a lest; dense
laver with a higher etch rate. The laver is deposited over the entire chip
	 1
i
and is made relatively thick MR to 10kX) in an attempt to make It imper-
vious to contaminants, Figs. 1(b) anti (c). The PSG (phosphorous silica
glass) laver standard in current RCA processing is retained with the idea
that it may still serve the useful function of Bettering for those contam-
inants that might be trapped under the protect .layer.
VI. DEVICE SELEC'T'ION
The simplicity of the CD4007A device type was the compellin}; reason for
i
choosing it as the vehicle for this experilnent. A wealth of life-test i
information is also available for this device type. The schematic diagram I
Oil Fig. 2 shows the internal connections of the CD4007A; the easy access-
ability to individual transistors t;hould greatly facili-tate the : ►na;.ysls
of failuret: resulting from subsequent testing and evaluation. 	 }
.I,
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Fig. 1 - Deposition of lavers on p-channel transistor.
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Fig. 2 - CMOS dual complementary pair plus inverter, CD4007A.
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r	 V. DF.VICF FABRICATION
The experimental cell matrix was developed as :shown in Fig. 3. Twenty-
four waters were processed by means of the standard RCA process for fabri-
cating commercial CMOS IC's through channel-oxide deposition. At this point,
the lot was split as shown on the matrix of Fig. 3, into one control cell
(No. 1) and seven (Nos. 2 through 8) test cells. The seven test cells
Lam!	
represent the low-temperature deposition of Si 3N4 to various thicknesses: in
combinatiotl with (Group I) the high-temperature Si 3N 4 laver or without
(Group II) the high-temperature 513;;4 laver,
Tile wafers were circuit probed with high resultant yields, which is
a good indicator of the manufacturability of the process. Fo y- comparisoo,
the circuit probe yields for the CD4007A were:
For +.ie 1977 year, 80 to 857
I^	
For the Si 3N4 experiment, 82%
The control cell (No. 1) and the test cells (Nos. 2 through 8) were
ilss;embled in standard plastic dual-in-line packages. The pellet:, were
mounted with epoxy used in the RCA CD4000 commercial series. The Novolac plastic
package is thought to accentuate problems that might be encountered in
subsequent testing, thereby reducing the duration of tests. The assembled
I	 devices were screened to commercial specifications to net 60 good devices
per cell for further evaluation.
The devices in test cells Nos. 9, 10 and 11 were to be eutectically
mounted in ceramic (DTC) packages so that they could be tested under high-
temperature accelerated-test conditions. These three cells represent
those test cells appearing as the last line in the experiment ma t rix .f
i	 Fig. "1.
V1. TEST A.'VD 1?VALUATION
The evaluation of the effectiveness of the Si 311 4 protect layers as the
[	 barriers to contaminants required the type of testing that provides sufficient
I
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Fig. 3 - Experimental cell matrix.
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stressing, particularly in two areas: the high - temperature and high-humidity
environment.
	
Three tests were used to achieve this type of stress:
1. 200% bias/ temperature test
2. 150% bias/ temperature test
3. 85°C/85% relative-humidity, bias/Humidity test.
All tests were conducted at 12 .5 V dc. The circuit bias arrangement used
was the standard burn-in bias configuration snown in Fig. 4. Each test cell
from No. 1 to No. 8 was tested in accordance with the schedule of Fig. 5.
The electrical measurements were taken initially and at each down-time as
indicated for tests 1, 2, and 3. The anticipated end-of-Le s t time for each
test is also shown in Fig. 5 as the last down-time.
It was thought, from experience, that all test cells would have
generated a sufficient number of out-ref-specification devices at each end-of-
test time to provide the basis for comparison among the test cells. ll0weV0r,
i
it was found during the actual testing that the longevity of the test devices
was undurestimaLed. Neither 240 hours at 200°C nor 1152 livurs at 150°C were
producing enough out-of-specification devices for conclusive evaluation.
Because of time and equipment limitations It was then decided to continue
beyond the anticipated end-of-test time with the 200°C bias-temperature test
only. The 200°C test in actuality had to h, extender; to 500 hours and
eventually to 768 hours before a conclusive evaluation could be done.
The test parameters and the limits used were those of the standard
commercial device specifications. The use of specifications more relaxed
than those of the MIL-M-38510 commercial specifications was dictated by the
need to detect gross differences among the test cells rather than differences
resulting from subtle process variations.
One group of devices was evaluated in an entirely different way. These
devices were assembled in ceramic packages with eutectic mounts and tested
with a 200°C bias/temperature test. These devices were represented b y the
r
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Fig. 4 - Burn-in connections.
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DOWN TIMES:
I	 j DOWN TIMES:
96 Hrs.
168 Hrs. 168 Hrs.
288 Hrs. 500 Hrs.
576 Hrs. 1000 Hrs.
1152 Hrs 2000 Hrs.
3000 Hrs.
4000 Hrs.
H DOWN TIME ARE CRITICIZED TO COMMERCIAL LIMITS
EXPERIMENTAL CELL
60 DEVICES
U
BIAS. TEMPERATURE
TEST 1
20 DEVICES
CONDITIONS:
12.5V DC 200'C
DOWN TIMES.
16 Hrs.
32 Hrs.
64 Hrs.
120 Hrs.
240 Hrs.
ALL DEVICES AT EAC
BIAS. TEMPERATURE
TEST 2
20 DEVICES
CONDITIONS:
12.-V DC 150 C
BIAS. TFMPERATURE
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CONDITIONS.
12.5V DC 85 C
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Fig. 5 - Testing and evaluation of each cell.
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three test cells Nos. 9, 10, and 11. Test-cell No. 10 had the low temperature
S1 3N 4 laver only whi ps tent-cell yo. 11 had both the low-temperature and the
high-temperature S1 3N 4 layers. Test cell NO. 9 was accidentally lost during;
handling.
The electrical measurements on this group of devices wore performed by
using the test programs based on the MIL-M-38510 detail specifications. This
method of testing provided test results directly comparable to earlier
accelerated-test evaluations of CMOS microcircuits to the MIL-M-38510
specifications. It also provided a preview of the capal,ility of the
eutectic-mount and Si3N4 protect-laver combination under high-temperature
accelerated-test conditions.
VII TEST RESULTS
The test matrix in this experiment was designed so that the analysis of
the test results could be conducted in steps. At first a determination
must he made as to whether there is an improvement in either of the two test
groups over the control cell. If there is an improvement in more than one
cell, a comparative evaluation among the test cells must be made to detcrinine
which of the test cells possesses the best characteristics. The Improvement
must be demonstrated in both the high-temperature and high-humidity environ-
meets. Thc. test results are summarized in Table I.
1' —
 150°C bias/ temperature test can be eliminated from consideration
Immediately because the control cell has not produced a single out--"f-speci-
fication device in this test. The results of the other two tests, the 200°C
bias/temperature and the 85 0 C/85% relative-humidity tests, can he analysed
by the application of the three regions in the life of a device: The "infant-
mortality" region, the "constant-failure-rate" region, and the "wear-out"
region.
None of the test devices has been burned-in; consequently, the devices
which exceeded the specification limits during the first 16 hours !it 	 200*C
test as well as the out-of-specification devices occurring within the first
'	 168 hours in the 85°C/85y relative-humidity test could be attributed to the
infant mortality. The constant-failure-rate region appears to fall between t.hc
16-hot:r point and the 500-hour point in the 200°C test. At the 500-hour point,
devices begin exceeding the specification limits in numeroub cells,
10
i
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Table I - Test Result of Cells No. 1 Through 8; Number of
(hat-of-Speci!ization Devices
Standard Process
With Low Temp. Si3N4
Test Cell No. 1 2 3 4
Description Si3N4
Thickness OA AA 6kA 9kA
Sample Size 20 20 20 18
Downtime Hours
200°C 16 0 0 0 2
Bias/Temper- 32 0 0 0 0
ature Test 64 0 0 2 0
120 0 0 1 0
240 0 0 0 U
500 1 0 4 0
168 14 18 10 16
Cumulative 15 18 17 18
Sample Size '_'0 20 20 20
T` - 
-nt ime	 $fours
150°C 96 0 0 0 0
Airs/Temper- 168 0 0 0 0
ALurc Test 288 0 1 0 0
576 0 0 1 0
1152 0 0 1 0
Cumulative 0 1 2 0
High Temp. Si 3N 4 Layer
With Low Temp. Si3N4
5	 6	 7	 R
OA	 3kA 6kA 91uA
20	 20	 20	 11)
0 0 0 0
0 0 0 0
0 0 0 0
0 0 0 1
0 0 0 0
8 0 5 3
12 17 12 12
20 17 17 16
18 19 16 20
1 1 2 0
0 0 0 0
0 0 0 0
0 0 1 0
U 0 U U
1 1 3 0
19 20 18 20
0 0 0 0
1 0 0 0
0 0 0 0
2 0 0 0
3 1 2 3
1 6 0 1
7 7 2 4
Sample Size	 19 20	 20	 20
Downtime Hours
85°C/85% R.H.	 168 1 0 0	 0
Bias/Humidity	 500 0 0 0	 0
Test
	
1000 0 0 1	 0
2000 0 2 0	 0
3000 0 1 0	 0
4000 5 7 1	 1
Cumulative 6 10 2	 1
11
an indication of the onset of the wear-out region.
	 The test data at 7tb8 hours
clearly indicatt-s that	 the wear-out region for all the cells h;s been reached
before that time.	 Because of the absence of out-of-specification devices in (l
the control cell within the constant-failure-rate region, the wear-ovt region !i+'
must be used as the criterion for com parative evaluation of cells.	 By using a
that criterion, cells 2, 4, and 6 appear as having demonstrated characteristics
equal to or better than ti-ose of the control cell.	 :None of these cells has i
had an out-of-specification device in the constant-failure-rate region, up to
and inel , iding the 500-Hour pcint.	 The two out-of-specification devices in cell
No. 4 are attributed to infant mortality.	 The control cell had an out-of-
specification device at the 768-hoer Ynint.	 The wear-out region for these
test cells lies somewhere betwc_en 500 hours and 768 hours.	 The rate of
deterioration for the devices in this region is probaLly similar for all cells,
as can be jue:ged by the recorded number of out-of-specification devices at tLe
768-hour point.
Similarly, the onset of the wear-out region in the 85°C/857 relative-
hum,.aity test, at least for some cells, is evidenced at the 4000-hour point.
From among the test cells identified earlier, only cell No. 4 remains in the
contest with the control. cell because of the condition that a cell must
demonstrate improvement in both the 200% and the 85°C/85% relative--humidity
test to be in contention. At the 4000-hour point cell No. 4 has had one out-
of-specification devi-.e versus five such deices (exclusive of one early out-
of-specification device) in
the possibility that the he,
a barrier to moisture. The
in general, suggesting that
the control cell. This result tends to indicate
0
ivy coat (9kA) of low-temperature Si 3i4 4 is presenting
group with two Si 3N 4 layers did not do as well,
perhaps the technique of depositing the thin liigh-
temperature Si 3N 4 layer may need further perfecting.
rest cells No. 10 and 11 were tested at 200% and evaluated to the
MIL-M-38510 detail specifications. At the 16--hour down time, both test
cells had produced devices out of specification in leakage (I SS); test
cell No. 11 has had decreasing threshold voltage (V Tti ) in addition to
out--of-specification leakiige (ISS)'
1
w ? 12
r
V	 4
d
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Table II surnarizes the number and kind of out-of-:specification
devices which occurred in test cells No. 10 and 11. The threshold problems
have occurred in the same devices that failed leakage testa;. The early
problems of the kind that were observed indicated the possible presence of
mobl le ions. This possibility was checked in both test cells by baking;
devices at 150% for 24 hours. A complete recovery in some cases; and
partial recover y
 in many others was observed. The bias/temperature test was
repeated for another 16 hours, and a recurrence of excessive I SS and VTH
problems was observed. The threshold deterioration in test cell No. 11,
which has bath Si 3N4
 layers, is further evidence that there may have been
a problem in the deposition of the high-temperature Si 3N 4
 layer. The results
of this testing do not compare favorably with the results of tests conducted in
Phase II of this contract on (T4011A ) CD4013A, and CD4024A devices.
rid\1/`1 11CT1'kA1
The results of the evaluation of the high-temperature and low-temperature
Si 3N 4 protect layers conducted within the scope of this effort lead to the
following conclusions:
1. The application of the Si 3N 4 layers in all of the tested combinations
tailed to lead to a demonstrably conclusive improvement in device reliability
I
chara,:teristics.
0
2. There is some evidence that a heavy MA) layer of low-temperature
Si 3N4 presents a barrier to moisture. A further, more detailed study is
required for a more conclusive statement.
3. The Le y tiny,, of eutectically mounted devices has not produced a desirable
degree of improvement in reliability characteristics.
s
f
^A
•parr
	
---
.r
Table II - Test Results, Cells No. 10 and 11
Sample
	
No. & Type of Failure
Cell No.	 Size	 ISS
	 yTll
10	 20	 8	 -
11	 20	 15	 9
F
I M
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